How to import a VHDL constant in system verilog

Hi,

I want to use a value which is a constant in my VHDL design file. I want to make my env. generic depending on the value of this constant. How do i import this constant from VHDL to SV

Thanks,

Parag