Hi,
I have one SystemC module which is instatiated in my top verilog file.
vcs always creates a sYsTeMcToP module for me and simv will just run sc_main() and ignore my own verilog top module.
How can I remove sc_main() module and use my own verilog top module instead? Thanks,