implementation verification using uvm

suppose my design is having fifos,counters and logic for some complex algorithm.

using uvm i can create agents to test signals in interfaces.

how to verify internal fifos using uvm environment?

do i need to verify seperately?