controlled transition from one phase to another

Hi,

As per my understanding, connect_phase does not start until all build_phase do not complete.

How is this mechanism controlled?

I did not find anything in uvm reference manual about this.

Please let me know if there is any.

Thanks.