VCS running multiple top modules - simulate just one?

Using VCS, I can compile and run multiple top-level modules. In the example I am running, I have a dut module and a bind-file module. The bind-file module is nothing more than:

module bindfiles;

  bind dut pLib_dut p1 (.*);

endmodule

When I compile and run, I indeed see both top modules have been compiled:

Top Level Modules:

       bindfiles

       dut

And both run just fine as expected.

Now the question: If I compile both top modules, can I run simv with just the dut module and ignore the bindfiles module? I would like to simulate both with the bindfiles and without the bindfiles module if possible without re-ocmpiling.

Thanks - Cliff Cummings

Sunburst Design, Inc.