Generating constrained random pre-load file for SoC TB

Hi All,

Any idea how to use UVM to generate a pre-load files using constrained random method for SoC verification.

Is it OK to have an UVM agent for this purpose which does not require any sequencer?

The idea here is to verify CPU execution which is based the flash pre-load file. 

Thanks 

Mani