assert(std::randomize(variable)) when assertions are turned off

What systemverilog standard defines when we use

assert(std::randomize(variable))

when assertions are turned off

I am using it but bit confuse what should simulators do ?

will it still randomize variable

or keep previous value

or it is going to be 0 (variable is int)

Thanks