Is there any free systemverilog simulator (w/ UVM support) for small amounts of code?
i.e. perhaps a vendor offers the license for free, to hook newbies and students, restricting them to less than 1000 lines of code or something?
↧