uvm sequence for slave implementation
Hello, I'm trying to implement an AXI Slave VIP and have few questions regarding the implementation. In this case, the DUT is the master. The AXI Slave checks the interface for valid read /write...
View ArticleThe question on reactive slave
I am a new comer on UVM, and have a question on reactive slave agent. I saw the reactive slave agent sample in $UVM_HOME/example/ubus/. It has the mechanism includes sequence/sequencer/drive. I know...
View Articleunobtrusive personalization and sleek
Penguins vs Blue Jackets Live Stream Islanders vs Flyers Live StreamRangers vs Devils Live Stream
View ArticleArray Assignment in Sequences
Hi All, I am seeing following error when I try to assign array values using inline constraints Array size's and dimensions are same and array slicing is not there ,but still I see below error.Can...
View Articleit’s mighty impressive… on paper, at least
platform can then differentiate human Wallabies vs Fiji Live StreamScotland vs Japan Live Stream
View Articleoperator services after revealing
platform can then differentiate human Chelsea vs Walsall Live StreamArsenal vs Tottenham Live StreamLiverpool vs Carlisle Live StreamManchester United vs Ipswich Live Stream
View ArticleUVM_REG post_predict(...) for registers
Is there any particular reason why uvm_reg doesn't have an associated post_predict function or post_predict callbacks defined? A use model could be, for example, to check bus responses of register...
View Articlehow to use uvm reg callback to implement reg_a read being qualified by a...
Hi, I have implemented a uvm reg block containing several uvm reg's. What I want to model is register reg_a has the following layout: {fld_a, fld_b,fld_c} and register reg_b has: {fld_st,fld_rsv} The...
View Articleiff usage (as a mechanism for waiting)
I happened across the following code. @(m_vif.smp_cb iff (m_vif.smp_cb.xyz_enable) ); To get to the crux of my question, let's consider it to be the below code. I don't think I've dropped anything...
View ArticleUVM_VERBOSITY does not affect "[NEWCOMP] Creating" message
In the new function of uvm_component.svh, there is a message "[NEWCOMP] Creating" which gets printed while creating components. if(uvm_report_enabled(UVM_MEDIUM+1, UVM_INFO, "NEWCOMP"))...
View ArticleSemantics of $past 'expression2' argument
I'm trying to use the $past sampled value function, whose prototype is: $past ( expression1 [, [number_of_ticks ] [, [expression2 ] [, [clocking_event]]] ] ) I've made a small example in which I use...
View Articleuvm_reg_field W1C/W0S update problem
We ran across an issue when updating registers containing W1C fields. Specifically, if any field of the CSR requires an update, then calling the parent register's update() results in all W1C fields...
View Article
